Index of /~tb-builder/tor-browser-build/git_clones/llvm-project/llvm/lib/Target/AMDGPU

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[ ]VOPInstructions.td2024-07-18 02:23 57K 
[ ]VOPDInstructions.td2024-07-18 02:23 8.8K 
[ ]VOPCInstructions.td2024-07-18 02:23 107K 
[ ]VOP3PInstructions.td2024-07-18 02:23 104K 
[ ]VOP3Instructions.td2024-07-18 02:23 79K 
[ ]VOP2Instructions.td2024-07-18 02:23 106K 
[ ]VOP1Instructions.td2024-07-18 02:23 61K 
[ ]VINTERPInstructions.td2024-07-18 02:23 7.3K 
[DIR]Utils/2024-07-18 02:23 -  
[DIR]TargetInfo/2024-07-18 02:23 -  
[ ]SOPInstructions.td2024-07-18 02:23 120K 
[ ]SMInstructions.td2024-07-18 02:23 60K 
[TXT]SIWholeQuadMode.cpp2024-07-18 02:23 55K 
[TXT]SIShrinkInstructions.cpp2024-07-18 02:23 34K 
[ ]SISchedule.td2024-07-18 02:23 15K 
[ ]SIRegisterInfo.td2024-07-18 02:23 56K 
[TXT]SIRegisterInfo.h2024-07-18 02:23 18K 
[TXT]SIRegisterInfo.cpp2024-07-18 02:23 119K 
[TXT]SIProgramInfo.h2024-07-18 02:23 3.0K 
[TXT]SIProgramInfo.cpp2024-07-18 02:23 3.0K 
[TXT]SIPreEmitPeephole.cpp2024-07-18 02:23 13K 
[TXT]SIPreAllocateWWMRegs.cpp2024-07-18 02:23 7.4K 
[TXT]SIPostRABundler.cpp2024-07-18 02:23 6.7K 
[TXT]SIPeepholeSDWA.cpp2024-07-18 02:23 42K 
[TXT]SIOptimizeVGPRLiveRange.cpp2024-07-18 02:23 25K 
[TXT]SIOptimizeExecMaskingPreRA.cpp2024-07-18 02:23 16K 
[TXT]SIOptimizeExecMasking.cpp2024-07-18 02:23 27K 
[TXT]SIModeRegisterDefaults.h2024-07-18 02:23 5.5K 
[TXT]SIModeRegisterDefaults.cpp2024-07-18 02:23 8.0K 
[TXT]SIModeRegister.cpp2024-07-18 02:23 19K 
[TXT]SIMemoryLegalizer.cpp2024-07-18 02:23 95K 
[TXT]SIMachineScheduler.cpp2024-07-18 02:23 68K 
[TXT]SIMachineFunctionInfo.h2024-07-18 02:23 34K 
[TXT]SIMachineFunctionInfo.cpp2024-07-18 02:23 28K 
[TXT]SILowerWWMCopies.cpp2024-07-18 02:23 4.5K 
[TXT]SILowerSGPRSpills.cpp2024-07-18 02:23 17K 
[TXT]SILowerI1Copies.h2024-07-18 02:23 3.3K 
[TXT]SILowerI1Copies.cpp2024-07-18 02:23 29K 
[TXT]SILowerControlFlow.cpp2024-07-18 02:23 30K 
[TXT]SILoadStoreOptimizer.cpp2024-07-18 02:23 88K 
[TXT]SILateBranchLowering.cpp2024-07-18 02:23 8.1K 
[ ]SIInstructions.td2024-07-18 02:23 133K 
[ ]SIInstrInfo.td2024-07-18 02:23 109K 
[TXT]SIInstrInfo.h2024-07-18 02:23 53K 
[TXT]SIInstrInfo.cpp2024-07-18 02:23 346K 
[ ]SIInstrFormats.td2024-07-18 02:23 13K 
[TXT]SIInsertWaitcnts.cpp2024-07-18 02:23 98K 
[TXT]SIInsertHardClauses.cpp2024-07-18 02:23 10K 
[TXT]SIISelLowering.h2024-07-18 02:23 29K 
[TXT]SIISelLowering.cpp2024-07-18 02:23 602K 
[TXT]SIFrameLowering.h2024-07-18 02:23 3.9K 
[TXT]SIFrameLowering.cpp2024-07-18 02:23 74K 
[TXT]SIFormMemoryClauses.cpp2024-07-18 02:23 14K 
[TXT]SIFoldOperands.cpp2024-07-18 02:23 74K 
[TXT]SIFixVGPRCopies.cpp2024-07-18 02:23 2.1K 
[TXT]SIFixSGPRCopies.cpp2024-07-18 02:23 40K 
[TXT]SIDefines.h2024-07-18 02:23 34K 
[TXT]SIAnnotateControlFlow.cpp2024-07-18 02:23 12K 
[TXT]R600TargetTransformInfo.h2024-07-18 02:23 3.0K 
[TXT]R600TargetTransformInfo.cpp2024-07-18 02:23 5.4K 
[TXT]R600TargetMachine.h2024-07-18 02:23 1.9K 
[TXT]R600TargetMachine.cpp2024-07-18 02:23 5.0K 
[TXT]R600OpenCLImageTypeLoweringPass.cpp2024-07-18 02:23 11K 
[ ]R600Instructions.td2024-07-18 02:23 55K 
[TXT]R600InstrInfo.cpp2024-07-18 02:23 48K 
[TXT]R600ISelLowering.h2024-07-18 02:23 5.4K 
[TXT]R600ISelLowering.cpp2024-07-18 02:23 77K 
[TXT]R600ISelDAGToDAG.cpp2024-07-18 02:23 6.3K 
[TXT]R600.h2024-07-18 02:23 1.5K 
[ ]MIMGInstructions.td2024-07-18 02:23 83K 
[DIR]MCTargetDesc/2024-07-18 02:23 -  
[DIR]MCA/2024-07-18 02:23 -  
[TXT]GCNVOPDUtils.cpp2024-07-18 02:23 6.9K 
[TXT]GCNSubtarget.h2024-07-18 02:23 44K 
[TXT]GCNSchedStrategy.cpp2024-07-18 02:23 57K 
[TXT]GCNRewritePartialRegUses.cpp2024-07-18 02:23 19K 
[TXT]GCNRegPressure.h2024-07-18 02:23 11K 
[TXT]GCNRegPressure.cpp2024-07-18 02:23 21K 
[ ]GCNProcessors.td2024-07-18 02:23 7.3K 
[TXT]GCNPreRALongBranchReg.cpp2024-07-18 02:23 5.5K 
[TXT]GCNNSAReassign.cpp2024-07-18 02:23 11K 
[TXT]GCNIterativeScheduler.cpp2024-07-18 02:23 20K 
[TXT]GCNHazardRecognizer.cpp2024-07-18 02:23 97K 
[TXT]GCNDPPCombine.cpp2024-07-18 02:23 27K 
[TXT]GCNCreateVOPD.cpp2024-07-18 02:23 5.5K 
[ ]FLATInstructions.td2024-07-18 02:23 146K 
[ ]EXPInstructions.td2024-07-18 02:23 7.0K 
[DIR]Disassembler/2024-07-18 02:23 -  
[ ]DSInstructions.td2024-07-18 02:23 78K 
[ ]DSDIRInstructions.td2024-07-18 02:23 5.5K 
[TXT]CMakeLists.txt2024-07-18 02:23 5.7K 
[ ]BUFInstructions.td2024-07-18 02:23 159K 
[DIR]AsmParser/2024-07-18 02:23 -  
[TXT]AMDGPUUnifyDivergentExitNodes.h2024-07-18 02:23 1.5K 
[TXT]AMDGPUUnifyDivergentExitNodes.cpp2024-07-18 02:23 13K 
[TXT]AMDGPUTargetTransformInfo.h2024-07-18 02:23 11K 
[TXT]AMDGPUTargetTransformInfo.cpp2024-07-18 02:23 49K 
[TXT]AMDGPUTargetObjectFile.cpp2024-07-18 02:23 1.5K 
[TXT]AMDGPUTargetMachine.h2024-07-18 02:23 5.4K 
[TXT]AMDGPUTargetMachine.cpp2024-07-18 02:23 61K 
[TXT]AMDGPUSubtarget.h2024-07-18 02:23 9.7K 
[TXT]AMDGPUSubtarget.cpp2024-07-18 02:23 39K 
[ ]AMDGPUSearchableTables.td2024-07-18 02:23 33K 
[TXT]AMDGPURewriteUndefForPHI.cpp2024-07-18 02:23 7.0K 
[TXT]AMDGPURewriteOutArguments.cpp2024-07-18 02:23 13K 
[TXT]AMDGPUResourceUsageAnalysis.cpp2024-07-18 02:23 22K 
[TXT]AMDGPURemoveIncompatibleFunctions.cpp2024-07-18 02:23 6.8K 
[ ]AMDGPURegisterBanks.td2024-07-18 02:23 1.0K 
[TXT]AMDGPURegisterBankInfo.h2024-07-18 02:23 7.7K 
[TXT]AMDGPURegisterBankInfo.cpp2024-07-18 02:23 196K 
[TXT]AMDGPURegBankSelect.h2024-07-18 02:23 872  
[TXT]AMDGPURegBankSelect.cpp2024-07-18 02:23 2.7K 
[TXT]AMDGPURegBankCombiner.cpp2024-07-18 02:23 18K 
[TXT]AMDGPUPromoteKernelArguments.cpp2024-07-18 02:23 6.4K 
[TXT]AMDGPUPromoteAlloca.cpp2024-07-18 02:23 54K 
[TXT]AMDGPUPrintfRuntimeBinding.cpp2024-07-18 02:23 16K 
[TXT]AMDGPUPreLegalizerCombiner.cpp2024-07-18 02:23 10K 
[TXT]AMDGPUPostLegalizerCombiner.cpp2024-07-18 02:23 19K 
[TXT]AMDGPUOpenCLEnqueuedBlockLowering.cpp2024-07-18 02:23 4.2K 
[TXT]AMDGPUMarkLastScratchLoad.cpp2024-07-18 02:23 4.4K 
[TXT]AMDGPUMacroFusion.cpp2024-07-18 02:23 2.2K 
[TXT]AMDGPUMachineFunction.h2024-07-18 02:23 3.8K 
[TXT]AMDGPUMachineFunction.cpp2024-07-18 02:23 8.5K 
[TXT]AMDGPUMachineCFGStructurizer.cpp2024-07-18 02:23 100K 
[TXT]AMDGPUMCInstLower.cpp2024-07-18 02:23 11K 
[TXT]AMDGPULowerModuleLDSPass.cpp2024-07-18 02:23 64K 
[TXT]AMDGPULowerKernelAttributes.cpp2024-07-18 02:23 11K 
[TXT]AMDGPULowerKernelArguments.cpp2024-07-18 02:23 11K 
[TXT]AMDGPULibFunc.h2024-07-18 02:23 11K 
[TXT]AMDGPULibFunc.cpp2024-07-18 02:23 40K 
[TXT]AMDGPULibCalls.cpp2024-07-18 02:23 55K 
[TXT]AMDGPULegalizerInfo.h2024-07-18 02:23 11K 
[TXT]AMDGPULegalizerInfo.cpp2024-07-18 02:23 257K 
[TXT]AMDGPULateCodeGenPrepare.cpp2024-07-18 02:23 6.1K 
[ ]AMDGPUInstructions.td2024-07-18 02:23 30K 
[TXT]AMDGPUInstructionSelector.h2024-07-18 02:23 15K 
[TXT]AMDGPUInstructionSelector.cpp2024-07-18 02:23 197K 
[ ]AMDGPUInstrInfo.td2024-07-18 02:23 19K 
[TXT]AMDGPUInstrInfo.h2024-07-18 02:23 2.4K 
[TXT]AMDGPUInstrInfo.cpp2024-07-18 02:23 1.8K 
[TXT]AMDGPUInstCombineIntrinsic.cpp2024-07-18 02:23 49K 
[TXT]AMDGPUInsertSingleUseVDST.cpp2024-07-18 02:23 4.2K 
[TXT]AMDGPUInsertDelayAlu.cpp2024-07-18 02:23 16K 
[TXT]AMDGPUImageIntrinsicOptimizer.cpp2024-07-18 02:23 12K 
[TXT]AMDGPUISelLowering.h2024-07-18 02:23 22K 
[TXT]AMDGPUISelLowering.cpp2024-07-18 02:23 214K 
[TXT]AMDGPUISelDAGToDAG.h2024-07-18 02:23 12K 
[TXT]AMDGPUISelDAGToDAG.cpp2024-07-18 02:23 124K 
[TXT]AMDGPUIGroupLP.h2024-07-18 02:23 708  
[TXT]AMDGPUIGroupLP.cpp2024-07-18 02:23 60K 
[TXT]AMDGPUHSAMetadataStreamer.h2024-07-18 02:23 4.8K 
[TXT]AMDGPUHSAMetadataStreamer.cpp2024-07-18 02:23 24K 
[TXT]AMDGPUGlobalISelUtils.h2024-07-18 02:23 1.0K 
[TXT]AMDGPUGlobalISelUtils.cpp2024-07-18 02:23 3.0K 
[TXT]AMDGPUGlobalISelDivergenceLowering.cpp2024-07-18 02:23 2.2K 
[ ]AMDGPUGISel.td2024-07-18 02:23 15K 
[TXT]AMDGPUCtorDtorLowering.cpp2024-07-18 02:23 7.2K 
[TXT]AMDGPUCombinerHelper.h2024-07-18 02:23 1.3K 
[TXT]AMDGPUCombinerHelper.cpp2024-07-18 02:23 15K 
[ ]AMDGPUCombine.td2024-07-18 02:23 7.1K 
[TXT]AMDGPUCodeGenPrepare.cpp2024-07-18 02:23 76K 
[ ]AMDGPUCallingConv.td2024-07-18 02:23 11K 
[TXT]AMDGPUCallLowering.h2024-07-18 02:23 3.7K 
[TXT]AMDGPUCallLowering.cpp2024-07-18 02:23 58K 
[TXT]AMDGPUAttributor.cpp2024-07-18 02:23 35K 
[TXT]AMDGPUAtomicOptimizer.cpp2024-07-18 02:23 38K 
[TXT]AMDGPUAsmPrinter.h2024-07-18 02:23 4.6K 
[TXT]AMDGPUAsmPrinter.cpp2024-07-18 02:23 52K 
[TXT]AMDGPUArgumentUsageInfo.h2024-07-18 02:23 5.1K 
[TXT]AMDGPUArgumentUsageInfo.cpp2024-07-18 02:23 7.6K 
[TXT]AMDGPUAnnotateUniformValues.cpp2024-07-18 02:23 3.8K 
[TXT]AMDGPUAlwaysInlinePass.cpp2024-07-18 02:23 5.2K 
[TXT]AMDGPUAliasAnalysis.cpp2024-07-18 02:23 4.3K 
[ ]AMDGPU.td2024-07-18 02:23 66K 
[TXT]AMDGPU.h2024-07-18 02:23 15K 
[ ]VIInstrFormats.td2023-07-21 02:22 653  
[TXT]R600Subtarget.h2023-07-21 02:22 4.6K 
[TXT]R600Subtarget.cpp2023-07-21 02:22 1.7K 
[TXT]R600RegisterInfo.h2023-07-21 02:22 2.0K 
[TXT]R600RegisterInfo.cpp2023-07-21 02:22 3.8K 
[TXT]R600Packetizer.cpp2023-07-21 02:22 13K 
[TXT]R600MachineFunctionInfo.h2023-07-21 02:22 864  
[TXT]R600MachineFunctionInfo.cpp2023-07-21 02:22 651  
[TXT]R600MachineCFGStructurizer.cpp2023-07-21 02:22 55K 
[TXT]R600MCInstLower.cpp2023-07-21 02:22 2.5K 
[TXT]R600InstrInfo.h2023-07-21 02:22 14K 
[TXT]R600FrameLowering.cpp2023-07-21 02:22 1.7K 
[TXT]R600ExpandSpecialInstrs.cpp2023-07-21 02:22 9.7K 
[TXT]R600EmitClauseMarkers.cpp2023-07-21 02:22 11K 
[TXT]R600ControlFlowFinalizer.cpp2023-07-21 02:22 22K 
[TXT]R600ClauseMergePass.cpp2023-07-21 02:22 7.0K 
[TXT]R600AsmPrinter.cpp2023-07-21 02:22 4.4K 
[ ]R600.td2023-07-21 02:22 1.5K 
[TXT]GCNVOPDUtils.h2023-07-21 02:22 1.1K 
[TXT]GCNSchedStrategy.h2023-07-21 02:22 13K 
[TXT]GCNMinRegStrategy.cpp2023-07-21 02:22 8.1K 
[TXT]GCNILPSched.cpp2023-07-21 02:22 11K 
[TXT]GCNHazardRecognizer.h2023-07-21 02:22 5.4K 
[ ]EvergreenInstructions.td2023-07-21 02:22 30K 
[TXT]AMDKernelCodeT.h2023-07-21 02:22 33K 
[TXT]AMDGPUUnifyMetadata.cpp2023-07-21 02:22 4.7K 
[TXT]AMDGPUSetWavePriority.cpp2023-07-21 02:22 7.2K 
[TXT]AMDGPUResourceUsageAnalysis.h2023-07-21 02:22 2.7K 
[TXT]AMDGPUPerfHintAnalysis.h2023-07-21 02:22 1.8K 
[TXT]AMDGPUPerfHintAnalysis.cpp2023-07-21 02:22 13K 
[TXT]AMDGPUMachineModuleInfo.h2023-07-21 02:22 5.4K 
[TXT]AMDGPUMachineModuleInfo.cpp2023-07-21 02:22 1.3K 
[TXT]AMDGPUMIRFormatter.h2023-07-21 02:22 1.3K 
[TXT]AMDGPUMIRFormatter.cpp2023-07-21 02:22 1.1K 
[TXT]AMDGPUMCInstLower.h2023-07-21 02:22 2.4K 
[ ]AMDGPUGenRegisterBankInfo.def2023-07-21 02:22 8.0K 
[TXT]AMDGPUFrameLowering.cpp2023-07-21 02:22 2.0K 
[TXT]AMDGPUExportClustering.cpp2023-07-21 02:22 4.5K 
[TXT]AMDGPUCtorDtorLowering.h2023-07-21 02:22 863  
[ ]AMDGPUAttributes.def2023-07-21 02:22 1.6K 
[TXT]AMDGPUAliasAnalysis.h2023-07-21 02:22 3.0K 
[TXT]SIMachineScheduler.h2023-07-06 06:03 16K 
[ ]R700Instructions.td2023-07-06 06:03 783  
[ ]R600Schedule.td2023-07-06 06:03 1.6K 
[ ]R600RegisterInfo.td2023-07-06 06:03 9.8K 
[ ]R600Processors.td2023-07-06 06:03 4.4K 
[TXT]R600OptimizeVectorRegisters.cpp2023-07-06 06:03 12K 
[TXT]R600MachineScheduler.h2023-07-06 06:03 2.5K 
[TXT]R600MachineScheduler.cpp2023-07-06 06:03 13K 
[ ]R600InstrInfo.td2023-07-06 06:03 921  
[ ]R600InstrFormats.td2023-07-06 06:03 12K 
[TXT]R600FrameLowering.h2023-07-06 06:03 1.3K 
[TXT]R600Defines.h2023-07-06 06:03 4.2K 
[TXT]R600AsmPrinter.h2023-07-06 06:03 1.5K 
[ ]InstCombineTables.td2023-07-06 06:03 319  
[TXT]GCNPreRAOptimizations.cpp2023-07-06 06:03 7.3K 
[TXT]GCNIterativeScheduler.h2023-07-06 06:03 4.0K 
[ ]CaymanInstructions.td2023-07-06 06:03 7.9K 
[TXT]AMDGPUTargetObjectFile.h2023-07-06 06:03 1.1K 
[TXT]AMDGPUPTNote.h2023-07-06 06:03 913  
[TXT]AMDGPUMacroFusion.h2023-07-06 06:03 857  
[TXT]AMDGPUFrameLowering.h2023-07-06 06:03 1.4K 
[ ]AMDGPUFeatures.td2023-07-06 06:03 1.7K 
[TXT]AMDGPUExportClustering.h2023-07-06 06:03 726  
[TXT]AMDGPUAnnotateKernelFeatures.cpp2023-07-06 06:03 3.9K 
Apache Server at tb-build-06.torproject.org Port 443